78 lines
2.6 KiB
Plaintext
78 lines
2.6 KiB
Plaintext
;******************************************************************************
|
|
;
|
|
; project.sct - Linker configuration file for project.
|
|
;
|
|
; Copyright (c) 2013-2015 Texas Instruments Incorporated. All rights reserved.
|
|
; Software License Agreement
|
|
;
|
|
; Redistribution and use in source and binary forms, with or without
|
|
; modification, are permitted provided that the following conditions
|
|
; are met:
|
|
;
|
|
; Redistributions of source code must retain the above copyright
|
|
; notice, this list of conditions and the following disclaimer.
|
|
;
|
|
; Redistributions in binary form must reproduce the above copyright
|
|
; notice, this list of conditions and the following disclaimer in the
|
|
; documentation and/or other materials provided with the
|
|
; distribution.
|
|
;
|
|
; Neither the name of Texas Instruments Incorporated nor the names of
|
|
; its contributors may be used to endorse or promote products derived
|
|
; from this software without specific prior written permission.
|
|
;
|
|
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
|
|
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
|
|
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
|
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
|
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
;
|
|
; This is part of revision 2.1.2.111 of the Tiva Firmware Development Package.
|
|
;
|
|
;******************************************************************************
|
|
|
|
LR_IROM 0x00000000 0x00100000
|
|
{
|
|
;
|
|
; Specify the Execution Address of the code and the size.
|
|
;
|
|
ER_IROM 0x00000000 0x00100000
|
|
{
|
|
*.o (RESET, +First)
|
|
* (InRoot$$Sections, +RO)
|
|
}
|
|
|
|
;
|
|
; Specify the Execution Address of the data area.
|
|
;
|
|
RW_IRAM 0x20000000 0x0003CFF0
|
|
{
|
|
;
|
|
; Uncomment the following line in order to use IntRegister().
|
|
;
|
|
;* (vtable, +First)
|
|
* (+RW, +ZI)
|
|
}
|
|
|
|
MYRAM 0x2003FFF0 UNINIT 0x00000010
|
|
{
|
|
;
|
|
; Uncomment the following line in order to use IntRegister().
|
|
;
|
|
;* (vtable, +First)
|
|
;.ANY (NO_INIT)
|
|
* (NO_INIT)
|
|
}
|
|
}
|
|
ARM_LIB_HEAP 0x2003CFF0 0x3000{ ;12K dyn malloc
|
|
RW_HEAP 0x2003CFF0 0x3000 {
|
|
.ANY(HEAP)
|
|
}
|
|
}
|